
App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris

Att'y: Mark Zagorin (512)338-6300

REPLACEMENT SHEET







REPLACEMENT SHEET




FIG. 2

Pin	Signal Name	Pin	Signal Name
1	MA[9]		RA[21]
2	VSS	42	RA[20]
	CD IRQ	43	SD[0]
	MA[8]		SD[15]
5	MA[7]	45	VSS
	MA[6]	46	DRQ[0]
	CD DRQ		SD[1]
8	VSS	48	SD[14]
	MA[5]	49	VCC
10	MA[4]	50	DAK[0]#
11	CD DAK#		SD[2]
12	MA[3]		SD[13]
	MA[2]		VSS
14	VCC		IRQ[3]
15	CD_CS#		SD[3]
16	MA[1]		SD[12]
	MA[0]		VCC
	BKSEL[3]#		IRQ[5]
19	BKSEL[2]#	59	
20	VSS	60	
21	BKSEL[1]#	1	VSS
	BKSEL[0]#	62	SD[5]
	DRQ[7]	63	SD[10]
24	DAK[7]#		TC
	ROMCS#	65	
26	RAHLD#		SD[6]
27	RAS#	67	SD[9]
28	MWE#	68	IOR#
29	IVCC		VCC
30	IVSS	70	
31	DRQ[6]	71	
	DAK[6]#	72	
33	I	73	
34		74	
	XTAL20	75	
36	XTAL1I	76	
	XTAL10	77	VSS
38		78	
39		79	
40	DRQ[5]	80	DRQ[1]

Pin	Signal Name	Pin	Signal Name
81	DAK[1]#		GAMIN[0]
	SA[8]		SA[7]
	SA[9]	1	SA[6]
	SA[10]		SA[5]
	SA[11]	1	SA[4]
	GPOUT[1]		SA[3]
	AVSS		SA[2]
	AVCC	1	SA[1]
	AVSS	<u> </u>	SA[0]
	IREF		SBHE#
	PNPCS	131	GAMIN[3]
	CFILT	132	GAMIN[2]
	AVSS	133	MIDIRX
	AVCC	134	MIDITX
	AREF	135	DAK[3]#
	AUX1[L]	136	DRQ[3]
	MIC[L]		IVSS
	AVSS		IVCC
	AVCC	1	SUSPEND#
100	MIC[R]		C32KHZ
101	AUX1[R]		GAMIO[0]
102	AUX2[L]	1	VSS
103	LINEIN[L]		GAMIO[1]
104	LINEIN[R]		GAMIO[2]
105	AUX2R		VCC
106	AVSS		MD[7]
107	AVSS		MD[6]
	AVCC		MD[5]
	LINEOUT[L]		GAMIO[3]
	LINEOUT[R]		VSS
	AVSS	151	MD[4]
	MONOOUT		IRQ[11]
	MONOIN		IRQ[12]
	AVSS		MD[3]
	AVCC		VCC
	AVCC	_1	MD[2]
	AVSS		MD[1]
	GPOUT[0]		MD[0]
1	RESET		IRQ[15]
120	GAMIN[1]	1100	MA[10]

Pin	Signal Name		Signal Name
1	SA[7]		EX_DRQ
2			GAMIN[3]
3	SA[8] GPOUT[0]	43	GAMIN[2]
4	RESET	44	GAMIN[1]
5		45	GAMIN[0]
6	VCC	46	GAMIO[3]
	AVSS	47	GAMIO[2]
	AVSS	48	GAMIO[1]
9	IREF	49	GAMIO[0]
	CFILT	50	IVSS
	AVSS	51	VSS
	AVCC	52	MA[0]
	AREF	53	MA[1]
	AUX1[L]		EX_DAK#
	MIC[L]	55	VCC
	AVSS	56	MA[2]
	AVCC	57	MA[3]
	AVSS	58	MA[4]
	AUX1[R]	59	MA[5]
	MIC[R]		
21	AUX2[R]	61	EX_CS#
	LINEIN[R]	62	VSS
	AVSS	63	MA[6]
	LINEIN1[L]	64	MA[7]
	AUX2[L]	65	MA[8]
		66	MA[9]
	LINEOUT[R]	67	MA[10]
28	AVSS	68	DAK[5]#
29	LINEOUT[L]	69	MD[0]
	MONOOUT	70	
31	MONOIN	71	MD[2]
	AVSS	72	
33		73	VSS
34		74	DRQ[5]
	PNPCS	75	VCC
36		76	DAK[6]#
	SA[10]	77	DRQ[6]
	SA[11]	78	
39		79	MD[5]
40		80	MD[6]


Pin	Signal Name		Signal Name
81	MD[7]		SD[11]
82	IVCC		SD[10]
83	DRQ[7]		SD[9]
84	DAK[7]#		SD[8]
85	ROMCS#	125	
86	RAHLD#		DRQ[1]
87	RAS#		DAK[1]#
88	MWE#		AEN
89	RA[20]		IOCHRDY
90	RA[21]		IRQ[2]
	VCC		IRQ[3]
92	IRQ[15]		IOR#
93	IRQ[12]		VSS
94	BKSEL[0]#		VCC
95	BKSEL[1]#		IOW#
	VSS		IOCS16#
97	BKSEL[2]#		SD[0]
98	BKSEL[3]#		SD[1]
	IRQ[11]		SD[2]
100	XTAL11		SD[3] <sub>.</sub>
101	XTAL10		VSS
	VSS		SD[4]
103	XTAL20		SD[5]
104	XTAL2I		SD[6]
105	VCC		SD[7]
	MIDIRX		VCC
	MIDITX		IVSS
	C32KHZ	148	IRQ[6]
109	SUSPEND#	149	IRQ[7]
110	VSS		IOCHK#
111	SBHE#		SA[0]
112	2 DRQ[0]		SA[1]
113	B DAK[0]#		SA[2]
114	1 IVCC		SA[3]
111	VCC		SA[4]
	6 SD[15]	156	SA[5]
	7 SD[14]		VSS
	8 SD[13]		3 DRQ[3]
111	9 SD[12]		DAK[3]#
	o vss	160	SA[6]

REPLACEMENT SHEET


App. No. 09/352,659
Dkt. No. 028-0128-3
Inv.: David Norris
Att'y: Mark Zagorin (512)338-6300

											<i><b>TOTAL</b></i>		160
<i>c</i> :	9	1	1	1	1	L	1	4	4				20
Ports, Misc.	pwr & gnd	XTAL 11	XTAL10	XTAL2I	XTAL20	XHIDIM	XLIQINI	GAMIN[3:0]	GAMI0[3:0]				
	9	11	8	4	1	1	2	1	-				35
Local Memory	pwr & gnd	MA[10:0]	[0:2]aw	BKSEL[3:0]#	#SOMOU	RAHLD#	RA[21:20]	NWE#	RAS#	*EFFECT#	*FRSYNC#		
	15	2	5	2	7	3	1	1	7	1	1	2	32
Содес	pwr & gnd	MIC[L,R]	AUX1[L,R]	AUX2[L,R]	LINEIN[L,R]	LINEOUT[L,R]	NIONOIN	MONOOUT	IREF	CFILT	AREF	GP0UT[1:0]	
	10	1	1	-	-	7	7	1	1	1	7	1	21
ntrol	pwr & gnd	10CS16#	IOCHRDY	AEN	CD IRQ	CD DRQ	CD DAK#	#SO_QO	RESET	<b>SUSPEND#</b>	C32KHZ	SOANA	
m Cc		16	12	1	9	9	1	B	4	1	1	1	52
System Control		SD[15:0]	SA[11:0]	SBHE#	DRQ[7:5,3,1:0]	DAK[7:5,3,1:0]#	21	IRQ[15,12,11]	IRQ[7,5,3,2]	IOCHK#	IOR#	#M0I	

REPLACEMENT SHEET



REPLACEMENT SHEET



REPLACEMENT SHEET

Name	Qty	Туре	Description
BKSEL[3:0]#	4	output	Bank Selects. Used in to control the CAS inputs to each of the DRAM banks or the Output Enable inputs to each of the ROM banks.
C32KHZ / EFFECT#	1	input / output	Based on the power-up state of RA[21], this pin is either a clock input or an output to an external DSP. C32KHZ (RA[21] high) is a 32 KHz clock used in suspend mode to operate the refresh circuitry. EFFECT# (RA[21] low) becomes active during the writes to DRAM that are for the delay-based effects from the synthesizer.
SUSPEND# / FRSYNC#	1	input / output	Based on the power-up state of RA[21], this pin is either an input to cause suspend mode or an output to an external DSP. SUSPEND# (RA[21] high) is a system control signal. FRSYNC# (RA[21] low) becomes active at the beginning of each new frame.
MA[10:3]	8	bi-dir	Memory Address. Are the multiplexed row- column address bits for DRAM cycles. Are the multiplexed RLA[10:3] outputs and D[15:8] inputs for ROM cycles.
MA[2:0]	3	output	Memory Address. Are the multiplexed row- column address bits for DRAM cycles. Are the RLA[2,1,19] outputs for ROM cycles.

REPLACEMENT SHEET

Name	Qty	Туре	Description
MD[7:0]	8	bi-dir	Data Bus. Are the data-bus bits for DRAM cycles. Are the multiplexed RLA[18:11] outputs and D[7:0] inputs for ROM cycles. For serial EEPROM accesses, MD[2] is the clock, SK. MD[1] is DI (serial EEPROM data input). MD[0] is DO (serial EEPROM data output).
MWE#	1	output	Write Enable. Goes to the WE# pin of all the DRAM banks; is high during refresh cycles. During reset, MWE# becomes an input that is used to select between pin options (see PIN SUMMARY in the general description part of this document).
RA[21:20]	2	bi-dir	ROM Address. These outputs provide the ROM address during ROM accesses. During reset, these become inputs that are used to select between pin options; see the PIN SUMMARY section of the general description for details).
RAHLD#	1	output	ROM Address Hold. Used to latch the state of MD[7:0] (RLA[18:11]) and MA[10:3] (RLA[10:3]) in external latches during ROM accesses.
RAS#	1	output	Goes to the RAS# pin of all the DRAM banks.
ROMCS#	1	output	ROM Chip Select. Goes to the CS# input to all the ROM banks.

Manamonin	Description	I/O Addr.	Index	Rd-Wr	Module
MINGING	Mix Control Benister	P2XB+0		rd-wr	sys con
UMCA	IVITA CUITICO TEGISCOL	B GVCG		read	000 000
UISR	IRQ Status Register	rzyn+0		יייני	373 000
U2X6R	Sound Blaster 2x6 Register	P2XK+6		Write	sys coll
UACWR	Vrite Register	P2XR+8, 388	•	write	sys con
IIASRR		P2XR+8, 388	1	read	sys con
IIADR		P2XR+9, 389	1	rd-wr	sys con
IACBB	AdLib Command Read Register	P2XR+0Ah	ę	read	sys con
IIASWR	Adlib Status Write Register	P2XR+0Ah	1	write	sys con
IJHRDP		P2XR+0Bh	ŧ	rd-wr	sys con
HPXCR	Sound Blaster IRQ 2xC Register	P2XR+0Ch	1	rd-wr	sys con
119XCR	Sound Blaster 2xC Reg. (no IRQ)	P2XR+0Dh	1	write	sys con
IPXFR	Sound Blaster 2xE Register	P2XR+0Eh	1	rd-wr	sys con
IIBCR	Register Control Register	P2XR+0Fh	ŧ	write	sys con
ISBB	Status Read Register	P2XR+0Fh	i	read	sys con
	DMA Channel Control Register	P2XR+0Bh	UMCR[6]=0,	rd-wr	sys con
			URCR[2:0]=0		. !
i)III	Interrupt Control Register	P2XR+0Bh	UMCR[6]=1,	rd-wr	sys con
5			URCR[2:0]=0		
119911	General Purpose Reg. 1 (Back Door)	P2XR+0Bh	URCR[2:0]=1	rd-wr	sys con
164511	General Purpose Reg. 2 (Back Door)	P2XR+0Bh	URCR[2:0]=2	rd-wr	sys con
110PA11		P2XR+0Bh	URCR[2:0]=3	rd-wr	sys con
2 2 2 2					

REPLACEMENT SHEET

App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris Att'y: Mark Zagorin (512)338-6300

																· -	r				
Module	sys con	sys con	sys con	sys con	sys con	ports	ports	ports	ports	ports	synth	sys con	sys con	sys con	synth	synth	synth	synth	synth	synth	synth
Rd-Wr	rd-wr	write	IM-PJ	rd-wr	rd-wr	rd-wr	write	read	write	read	rd-wr	rd-wr	IM-PJ	rd-Wr	Wr,rd	Wr,rd	wr,rd	wr,rd	wrrd	wr,rd	wr,rd
Index	URCR[2:0]=4	URCR[2:0]=5	URCR/2:0]=6	•	•	4	ı	1	•	•	. •	•	•		IGIDXR=0,80	IGIDXR=1,81		IGIDXR=2,82	IGIDXR=3,83	IGIDXR=4,84	IGIDXR=5,85
I/O Addr.	P2XR+0Bh	P2XR+0Bh	P2XR+0Bh	UGPA11	UGPA2I	201	P3XR+0	P3XR+0	P3XR+1	P3XR+1	P3XR+2	P3XR+3	P3XR+(4-5)	P3XR+5	P3XR+5	P3XR+(4-5)		P3XR+(4-5)	P3XR+(4-5)	P3XR+(4-5)	P3XR+(4-5)
Description	General Purpose Reg. 2 Address	Clear Interrint Register	limoer Register	Gen Purn Ren 1 (Emulation Addr)	Gen Purn Reg 2 (Emulation Addr)	Game Control Register	MIDI Control Register	MIDI Status Register	MIDI Transmit Data Register		1		Conoral 16-hit 110 Data Port	Oceans & hit 110 Data Port	Sunth Address Control (1 ner voice)	Synth Fraginative Control (1 nervoice)	Office of the second of the se	Sunth Addr Start High (1 per voice)	Sunth Addr Start Low (1 ner voice)	Synth Addr End High (1 per voice)	Synth Addr. End Low (1 per voice)
Momonic	ICPOUL	1101011	11 11/10/	UNIVIT.	ונשטוו	CCR	CANCA	CANCA	GMTNR	GMANA	20/10	AYUU	14600	70011	1001	OAC CEO	S/CI	טעטחו	NACE I	SASELI	SAELI

## 14/158

Mnomonic	Description	I/O Addr.	Index	Rd-Wr	Module
SI/BI	Synth Volume Rate (1 per voice)	P3XR+5	IGIDXR=6,86	wr,rd	synth
15/15	Synth Volume Start(1 per voice)	P3XR+5	IGIDXR=7,87	wr,rd	synth
SVFI	Synth Volume End(1 per voice)	P3XR+5	IGIDXR=8,88	wr,rd	synth
SWI	Synth Volume Level(1 per voice)	P3XR+(4-5)	IGIDXR=9,89	wr,rd	synth
SAHI	Synth Address High (1 per voice)	P3XR+(4-5)	IGIDXR=A,84	wr,rd	synth
SAII	Synth Address Low (1 per voice)	P3XR+(4-5)	IGIDXR=B,8B	wr,rd	synth
SBOI	Synth Right Offset (1 per voice)	P3XR+(4-5)	IGIDXR=C,8C	wr,rd	synth
10/10		P3XR+5	IGIDXR=D,8D	wr,rd	synth
1000	Synth Active Voices	P3XR+5	IGIDXR=E,8E	wr,rd	synth
	Sunth Voice IRO	P3XR+5	IGIDXR=8F	read	synth
IVI IVI	Synth Hoper Address (1 per voice)	P3XR+5	IGIDXR=10,90	wr,rd	synth
SFAHI	Synth Effect Addr High (1 per voice)	P3XR+(4-5)	IGIDXR=11,91	wr,rd	synth
SEALI		P3XR+(4-5)	IGIDXR=12,92	wr,rd	synth
107S	Synth Left Offset (1 per voice)	P3XR+(4-5)	IGIDXR=13,93	wr,rd	synth

HG. 8C

REPLACEMENT SHEET

# App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris Att'y: Mark Zagorin (512)338-6300

													т-	1	_							Γ	7
Module	synth	synth	synth	synth	synth	synth	synth	synth	synth	synth	synth	lmc	Jul	2111	ЭШ	lmc	sys con	sys con	sys con	synth	synth	nort	3,500
Rd-Wr	wr, rd	wr, rd	wr, rd	wr, rd	wr, rd	wr, rd	wr, rd	wr, rd	wr, rd	wr, rd	read	rd-Wr	rd-Mr	/M-D/	rd-Wr	rd-wr	rd-wr	rd-wr	rd-Wr	write	rd-Wr	rd-Mr	10.11
Index	IGIDXR=14,94	IGIDXR=15,95	IGIDXR=16,96	IGIDXR=17,97	IGIDXR=18,98	IGIDXR=19,99	IGIDXR=14,94	IGIDXR=1B,9B	IGIDXR=1C,9C	IGIDXR=10,90	IGIDXR=9F	IGIDXR=41	Ch_dValoi	וסוטא=+2	IGIDXR=43	IGIDXR=44	IGIDXR=45	IGIDXR=46	IGIDXR=47	IGIDXR=48	IGIDXR=49	ICIDYR—AR	ロナー・ハクロロ
I/O Addr.	P3XR+5	P3XR+5	P3XR+(4-5)	P3XR+5	P3XR+5	P3XR+5	P3XR+(4-5)	P3XR+(4-5)	P3XR+(4-5)	P3XR+(4-5)	P3XR+5	P3XR+.5	0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	F3XR+(4-3)	P3XR+(4-5)	P3XR+5	P3XR+5	P3XR+5	P3XR+5	P3XR+5	P3XR+5	DOVD , E	F3AR+3
Description	Sunth Effect Acrim Sel (1 per voice)	Syllul Elicet Accent Co. (* P. C.	- I U		Synul Frequency E. C. Fred Synul Syn		Syllil Global Modes	Syllli El O Base Madisco	Syllli night Offset Final (1 per voice)	Syllil Lell Oliste Final (1 per voice)	Syllil Ellect Vol. 1 mai (1 pg. 1000)	Syllil Voice Head in a	LINC DIMA COITIO	LMC DMA Start Address 19:4	I MC IIO Address Low[15:0]	I MC II Address High[23:16]	Adl ih-Solind Blaster Control	Adl ih Timer 1 Count	Adello Illinoir Occini	AULID HILIELE COUITE	ADC Salliple Tate—110 Tolliger used	AUC CUITION TEY-TIO TOTIGET ASSE	Joystick Trim DAC
Managoria	MITERIORIE	SEASI	SINS	SEVI	ארביטו	SVETUI	SGIVII	SLrubi	SHOF	SEUFI	SEVE	SVIRI	LDIMACI	IDSALI	IMAII	I MAHI	INSPI	11111	I HO	UAIZI	XXXX	XXX	GJTDI

REPLACEMENT SHEET

App. No. 09/352,659
Dkt. No. 028-0128-3
Inv.: David Norris
Att'y: Mark Zagorin (512)338-6300

1	Description	I/O Addr.	Index	Rd-Wr	Module
IRSTI	Reset Register	P3XR+5	IGIDXR=4C	rd-wr	sys con
	IMC DMA Start Addr[23:20], [3:0]	P3XR+5	IGIDXR=50	rd-wr	lmc
	I MC 16-Bit Access Register	P3XR+(4-5)	IGIDXR=51	rd-wr	lmc
T	LMC Configuration Register	P3XR+(4-5)	IGIDXR=52	rd-wr	lmc
	LMC Control Register	P3XR+5	IGIDXR=53	rd-Wr	lmc
	LMC Record FIFO Base Addr[23:8]	P3XR+(4-5)	IGIDXR=54	rd-wr	lmc
1	LMC Play FIFO Base Addr[23:8]	P3XR+(4-5)	IGIDXR=55	rd-wr	lmc
1	LMC FIFO Size	P3XR+(4-5)	IGIDXR=56	rd-Wr	lmc
	LMC DMA Interleave Control	P3XR+(4-5)	IGIDXR=57	rd-Wr	lmc
	IMC DMA Interleave Base A[23:8]	P3XR+(4-5)	IGIDXR=58	rd-wr	lmc
ICMPTI	Compatibility Register	P3XR+5	IGIDXR=59	rd-wr	sys con
	Decode Control Register	P3XR+5	IGIDXR=5A	rd-wr	sys con
	Version Number Register	P3XR+5	IGIDXR=5B	rd-wr	sys con
IFMI IAI	Emulation Register A	P3XR+5	IGIDXR=5C	rd-wr	sys con
IFMI IRI	Fmulation Register B	P3XR+5	IGIDXR=5D	rd-wr	sys con
GMRFAI	MIDI Receive FIFO Access Reg.	P3XR+5	IGIDXR=5E	write	sys con
<u>.</u>	Test Control Register	P3XR+5	IGIDXR=5F	rd-wr	sys con
IICCDR	Codec/CD-ROMno longer used	P3XR+6	t	write	sys con
IMRDR	I MC Byte Data	P3XR+7	•	rd-Wr	lmc
CIDXR	Codec Index Address Register	PCODAR+0	1	rd-wr	ээроэ
	Codec Indexed Data Port	PCODAR+1	•	rd-wr	ээроэ
בלובט בלובט בלובט					

## 17/158

																	_
Module	эәроэ	codec	эәроэ	codec	codec	codec	codec	эәроэ	codec	codec	codec	оәроо	oapoo	содес	codec	codec	codec
Rd-Wr	read	write	read	rd-wr	rd-wr	rd-wr	rd-wr	rd-wr	rd-wr	rd-wr	rd-wr	rd-wr	rd-wr	rd-wr	read	rd-wr	rd-wr
Index	1	ŧ	4	CIDXR[4:0]=0	CIDXR[4:0]=1	CIDXR[4:0]=2	CIDXR[4:0]=3	CIDXR[4:0]=4	CIDXR[4:0]=5	CIDXR[4:0]=6	CIDXR[4:0]=7	CIDXR[4:0]=8	CIDXR[4:0] = 9	CIDXR[4:0]=A	CIDXR[4:0]=B	CIDXR[4:0] = C	CIDXR[4:0]=D
I/O Addr.	PC0DAR+2	PC0DAR+3	PC0DAR+3	PCODAR+1	PC0DAR+1	PCODAR+1	PCODAR+1	PC0DAR+1	PC0DAR+1	PC0DAR+1	PC0DAR+1	PCODAR+1	PCODAR+1	PCODAR+1	PC0DAR+1	PC0DAR+1	PC0DAR+1
Description	Codec Status Register 1	Playhark Data Renister	Record Data Register	Lett A/D Input Control	Right A/D Innut Control	Left Aux 1/Synth Input Control	Right Aux 1/Synth Input Control	_	Rinht Auxiliary 2 Input Control	1 eft DAC Control	Binht DAC Control	Playback Data Format	Configuration Register 1	External Control	Status Register 2	Mode Select ID	Loopback Control
Mamonic	CCR1R	avay	anas	10110	Caro	C/ AY1	CDAY1	ICAV IJ	CRAYSI	UVU IJ	CEDACI	CPUEL	CFIG11	OFYTI	CR2/	CANODEI	CLCI

FIG. 90

REPLACEMENT SHEET

# App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris Att'y: Mark Zagorin (512)338-6300

A Accession	Description	IIO Addr	ludex	Rd-Wr	Module
1/00	Honer Playhack Colint	PCODAR+1	CIDXR/4:0]=E	rd-wr	содес
1 A C	Opper Hayback Count	PCODAR+1	CIDXR[4:0]=F	rd-wr	codec
	Configuration Register 2	PCODAR+1	CIDXR[4:0] = 10	rd-wr	оероо
Col	Configuration Register 3	PCODAR+1	CIDXR[4:0] = 11	rd-wr	содес
left	l eft Line Input Control	PCODAR+1	CIDXR[4:0] = 12	rd-wr	codec
Ria	Right Line Input Control	PCODAR+1	CIDXR[4:0] = 13	rd-wr	codec
Jan	Upper Timer	PCODAR+1	CIDXR[4:0] = 14	rd-wr	codec
, NO	Lower Timer	PCODAR+1	CIDXR[4:0] = 15	rd-wr	codec
Left	Left Microphone Input Control	PCODAR+1	CIDXR[4:0] = 16	rd-wr	codec
Ria	Right Microphone Input Control	PCODAR+1	CIDXR[4:0] = 17	rd-wr	codec
Sta	1	PCODAR+1	CIDXR[4:0] = 18	rd-wr	codec
lef	Left Output Attenuation	PCODAR+1	CIDXR[4:0]=19	rd-wr	ээроэ
CMONOI MO	Mono Input And Output Control	PC0DAR+1	CIDXR[4:0]=1A	rd-wr	эәроэ
†-	Right Output Attenuation	PCODAR+1	CIDXR[4:0]=1B	rd-wr	эәроэ
CRDFI Re	Record Data Format	PCODAR+1	CIDXR[4:0]=1C	rd-wr	эәроэ
CPVFI Pla	Playback Variable Frequency	PCODAR+1	CIDXR[4:0]=1D	rd-wr	эәроэ
	Upper Record Count	PCODAR+1	CIDXR[4:0]=1E	rd-wr	эәроэ
+	Lower Record Count	PCODAR+1	CIDXR[4:0]=1F	rd-wr	эәроэ
1~	Card Select Number Back Door	201		rd-wr	sys con
1	Plug And Play Index Addr. Register	279	•	write	sys con
	Plug And Play Write Port	A79	•	write	sys con


																· ——		— т	· 1		
Module	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con
Rd-Wr	read	write	read	write	write	read	read	rd-wr	rd-wr	rd-Wr	rd-wr	rd-wr	rd-wr	rd-wr	rd-wr	rd-wr	rd-Wr	rd-Wr	rd-wr	rd-Wr	rd-wr
Index	ŧ	279=00	279=01	279=02	279=03	279=04	279=05	279=06	279=07	LDN=0,279=30	PNPRDP, A79  LDN=0,279=31	PNPRDP, A79  LDN=0,279=60	PNPRDP, A79  LDN=0,279=61	PNPRDP, A79  LDN=0,279=62	PNPRDP, A79  LDN=0,279=63	LDN=0,279=64	PNPRDP, A79  LDN=0,279=65	PNPRDP, A79   LDN=0,279=66	LDN = 0.279 = 67	PNPRDP, A79   LDN=0,279=68	PNPRDP, A79  LDN=0,279=69
I/O Addr.	PNPRDP	A79	PNPRDP	A79	A79	PNPRDP	PNPRDP	PNPRDP, A79	PNPRDP, A79	PNPRDP, A79	PNPRDP, A79	PNPRDP, A79	PNPRDP, A79	PNPRDP, A79	PNPRDP, A79	PNPRDP, A79	PNPRDP, A79	PNPRDP, A79	PNPRDP, A79	PNPRDP, A79	PNPRDP, A79
Description	Plua And Play Read Data Port	PNP Set PNPRDP Address	PNP Isolate Command	PNP Configuration Control Cmd.	PNP Wake[CSN] Command	PNP Resource Data Register	PNP Resource Data Status	PCP Card Select Number	PNP Logical Device Number (LDN)	PNP Audio Activate Register	PNP Audio I/O Range Check	PNP set P2xr[9:8]	PNP set P2xr[7:4]	PNP set P2xr[9:8]	PNP set P2xr[7:4]	PNP set P2xr[9:8]	PNP set P2xr[7:4]	PNP set P3xr[9:8]	PNP set P3xr[7:4]	PNP set PCODAR[9:8]	PNP set PC0DAR[7:2]
Mnemonic	PNPRDP	PSRPAI	PISOCI	PCCCI	PWAKEI	PRFSDI	PRFSSI	PCSNI	PLDNI	PLIACTI	PIIRCI	POXOHI	POXOLI	НЭХСН	119XCA	P2X8HI	P2X811	P3X0HI	P3XUI	PHCAI	PLCAI


## *20/158*

				—т				·	1							
Module	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con	sys con
Rd-Wr	rd-wr	read	rd-Wr	read	rd-wr	rd-wr	rd-wr	rd-wr	rd-wr	rd-wr	rd-wr	rd-wr	rd-wr	rd-wr	read	rd-wr
Index	PNPRDP, A79  LDN=0,279=70	LDN = 0.279 = 71	LDN = 0.279 = 72	LDN = 0.279 = 73	PNPRDP, A79  LDN=0,279=74	PNPRDP, A79  LDN=0,279=75	PNPRDP, A79  LDN=0,279=F0	PNPRDP, A79  LDN=0,279=F1	PNPRDP, A79  LDN=0,279=F2	PNPRDP, A79  LDN=1,279=30	PNPRDP, A79  LDN=1,279=31	PNPRDP, A79  LDN=1,279=60	PNPRDP, A79   LDN=1,279=61	PNPRDP, A79   LDN=1,279=70	LDN=1,279=71	PNPRDP, A79  LDN=1,279=74
I/O Addr.	PNPRDP, A79	PNPRDP	PNPRDP, A79	PNPRDP	PNPRDP, A79	PNPRDP, A79	PNPRDP, A79	PNPRDP, A79	PNPRDP, A79	PNPRDP, A79	PNPRDP, A79	PNPRDP, A79	PNPRDP, A79	PNPRDP, A79	PNPRDP	PNPRDP, A79
Description	PNP Audio IRQ Channel 1 Select	PNP Audio IRQ Channel 1 Type	PNP Audio IRQ Channel 2 Select	PNP Audio IRQ Channel 2 Type	PNP Audio DMA Channel 1 Select	PNP Audio DMA Channel 2 Select	PNP Serial EEPROM Enable	PNP Serial EEPROM Control	PNP Power Mode	PNP CD-ROM Activate Register	PNP CD-ROM I/O Range Check Reg.	PNP set PCDRAR[9:8]	PNP set PCDRAR[7:4]	PNP CD-ROM IRQ Select	PNP CD-ROM IRQ Type	PNP CD-ROM DIMA Select
Mnemonic	PUITSI	PUITTI	PUI2SI	PUIZTI	PUD1SI	PUD2SI	PSEENI	PSECI	PPWRI	PRACTI	PRRCI	PRAHI	PRALI	PRISI	PRITI	PRDSI


FIG. 100

REPLACEMENT SHEET






REPLACEMENT SHEET




App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris


Att'y: Mark Zagorin (512)338-6300

# REPLACEMENT SHEET







24/158



*25/158* 



*26/158* 



REPLACEMENT SHEET




FIG. 17

App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris

Att'y: Mark Zagorin (512)338-6300

#### REPLACEMENT SHEET







FIG. 18







Bytes	Description
9	header
3	plug and play version number
33	ANSI identifier string
6	AUDIO logical device
3	channel 1 IRQ allocation
3	channel 2 IRQ allocation
3	channel 1 DMA allocation
3	channel 2 DMA allocation
2	start dependent function priority 0
8	- I/O addr (min 220, max 220, length 1)
8	- I/O addr (min 226, max 226, length 1)
8	- I/O addr (min 228, max 228, length 8)
8	- I/O addr (min 320, max 320, length 8)
238	(repeat above dependent function 7 more times)
1	end dependent function
8	codec I/O address allocation (min 200, max 3FF,
	length 4, align 4)
4	iovstick fixed I/O location (201, length 1)
4	AdLib fixed I/O location (388, length 2)
6	CD-ROM logical device
8	CD-ROM I/O address allocation (min 200, max 3FF,
	length 16, align 16)
3	CD-ROM IRQ allocation
3	CD-ROM DMA allocation
2	end tag
374	TOTAL
<u> </u>	1.07.12


								- T							1		-1		7
Clear	Mechanism	Set IGIDXR=8Fh		Set IGIDXR=8Fh	IOW to CSR1R or	CSR31[5] = 0	IOW to CSR1R or	CSR3[[4]=0	IOW to CSR1R or	CSR3I[5] = 0	IOW to CSR1R or	CSR3I[4] = 0	IOW to CSR1R or	CSR3I[6] = 0	IOW to $UDCI[7]=0$	IOW to UCLRII		IOW to UCLRII	
Reporting	Mechanism	UISR[6], SVII[6],	SVCI[1]	UISR[5], SVII[7], SVCI[7]	CSR31[5], CSR1R[0]   10W to CSR1R or		CSR3[4], CSR1R[0] \10W to CSR1R or		CSR31[5], CSR1R[0]		CSR3I[4], CSR1R[0]   IOW to CSR1R or		CSR31[6], CSR1R[0]   10W to CSR1R or		not reported	USRR[4]		USRR[3]	
IRQ	Enables	SVCI[5] & URSTI[2] UISR[6], SVII[6],		SACI[5] & URSTI[2]  UISR[5], SVII[7],   SVCI[7]	CFIG11[1],	mode 2 or 3	CFIG11[0]		CFIG31[7], mode 3		CFIG3I[6], mode 3		CFIG2I[6]		upci(7), uici(6)	URCR[6], URCR[3], USRR[4]	IEMUBI[0]	URCR[6], URCR[3], USRR[3] IFMIRI[2]	ILINODI(L)
Fvent	Description	iasynth synth voice reaches	end of volume ramp	iasynth synth voice finishes loop	codec record sample	counter rolls past zero	codec playback sample	counter rolls past zero	codec record FIFO reaches	threshold	codec playback FIFO	reaches threshold	codec timer reaches zero		extra IRQ: set enables	iaalsb 10R of general port 1		IOW to general port 1	
Groun	) )	iasynth		iasynth	CIRO		CIRO		CIRO		CIRO		CIRO	5		iaalsb		iaalsb	


Crosso	Firent	IRO	Reporting	Clear
dnoib	Description	Enables	Mechanism	Mechanism
iaalsb	IOR of ge	URCR[6], URCR[4], USRR[6] IFMUBI[1]		IOW to UCLRII
iaalsb	IOW to general port 2	URCR[6], URCR[4], USRR[5]	USRR[5]	IOW to UCLRII
iaalsb	iaalsb   IOR of 2xE	URCR[7]	USRR[7]	IOW to UCLRII
iasynth	iasynth TC (ISA bus) is reached for	LDMACI[5]	UISR[7] &	IOR of LDIMACI
•	DMA to/from local memory		LDMACI[6]	
	(not the codec)	-		
iaalsb	iaalsb IOW to AdLib data register	UASBCI[1]	UISR[4] & UASRR[0]	UISR[4] & UASRR[0]   10W of UASBCI[1]=0
	(UADR) **			
iaalsh	iaalsh 10W to SB U2x6R	UASBCI[5]	UISR[4] & UASRR[3]	UISR[4] & UASRR[3] $IOW$ of $UASBCI[5]=0$
isalsh	iaalsh IOW to SB UIZXCR	UASBCI[5]	UISR[4] & UASRR[4]	UISR[4] & UASRR[4] $IOW$ of $UASBCI[5]=0$
isalsh	iaalsh Adl ib timer 1 rolls past FF	UASBCI[2]	UISR[2], UASRR[2]	IOW to UASBCI[2]=0
isalch	iaalsh Adl in Timer 2 rolls past FF	UASBCI[3]	UISR[3], UASRR[1]	IOW to $UASBCI[3]=0$
iamidi	iamidi   MINI transmit readv	GMCR/6:51	UISR[0]	IOW to GMTDR
iamidi	iamidi MIDI data received	GMCR[7]	UISR[1]	IOR of GMRDR
iacdron	iacdrom external function interrupt	PRACTI[0]	попе	попе
ייט וטעמי	מאסונים ואינים ואינים אינים			

App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris


Att'y: Mark Zagorin (512)338-6300

#### REPLACEMENT SHEET






REPLACEMENT SHEET





REPLACEMENT SHEET




App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris

REPLACEMENT SHEET











App. No. 09/352,659
Dkt. No. 028-0128-3
Inv.: David Norris










FIG. 24D-4

REPLACEMENT SHEET

### 42/158

PWR24, the 24.576 MHz. Oscillator from High to Low. I2C24SUSPRQ becomes active immediately and ICLK24M to the codec module is allowed to clock for at least 100 microseconds then turned off. It is stopped such that no glitches are possible; after a trailing edge, it stays low. After the clock is disabled the oscillator is disabled by grounding XTAL10.

<u>PWR24, the 24.576 MHz. Oscillator from Low to High.</u> The oscillator is enabled and a 16-bit counter is allowed clock through 64K states to insure that the oscillator has stabilized. Then ICLK24M is allowed to start toggling without the possibility of glitching. At least 100 microseconds after that I2COSUSPRQ is disabled.

<u>PWRL, Local Memory Control Enable from High to Low.</u> I2LSUSPRQ becomes active immediately. ICLK16ML is allowed to toggle for at least 100 microseconds and then disabled without the possibility of glitching. After ICLK16ML stops toggling, I2LSUSPIP becomes active.

<u>PWRL, Local Memory Control Enable from Low to High.</u> I2LSUSPIP goes inactive immediately and ICLK16ML is allowed to start toggling without the possibility of glitching. At least 100 microseconds after that, I2LSUSPRQ goes inactive.

#### REPLACEMENT SHEET

### 43/158

<u>PWRS, Synth Enable from High to Low.</u> I2SSUSPRQ becomes active immediately. ICLK16MS is allowed to toggle for at least 100 microseconds and then disabled without the possibility of glitching.


<u>PWRS, Synth Enable from Low to High.</u> ICLK16ML is immediately allowed to start toggling without the possibility of glitching. At least 100 microseconds after that, I2SSUSPRQ goes inactive.

<u>PPWRI[3:0].</u> The state of these latches is driven off to their respective modules (bit[3] to the ports module and bits[2:0] to the codec module) to disable clocks and place circuitry in low-power mode.

Enter Shut-Down Mode. When PPWRI[6:1] are all cleared with a single I/O write, then, besides the activity to the individual modules described above, the 16.9 MHz. oscillator will be disabled. This is accomplished by waiting for at least 100 microseconds and then turning aff all clocks without possibility of glitching. Then the oscillator is disabled by grounding XTAL20.

Exit Shut-Down Mode. When any of the PPWRI[6:1] bits are set, then, besides the activity of the individual bits described above, the 16.9 MHz. oscillator will be re-enabled. First, the oscillator is re-enabled. XTAL I is run into a 16-bit counter to count our 64K states before it is assumed to be stable. At this point, the 16.9 MHz. clocks to various modules are allowed to start toggling without possibility of glitching. After the clocks start toggling, the bits that have been re-enabled start their routine, as described above.

Inv.: David Norris Att'y: Mark Zagorin (512)338-6300



# REPLACEMENT SHEET

Name	Qty	Туре	Description
AEN	1	input	Address enable from the ISA bus, used to distinguish between DMA and I/O cycles.
C32KHZ	1	input	32KHZ Clock. Suspend-mode refresh clock for local DRAM. This pin can also be used as an output for the LMC's EFFECT# (see PIN SUMMARY in the general description part of this document).
CD_CS	1	output	Chip select to the CD-ROM controller. This can also be used for the external serial port (see PIN SUMMARY in the general description).
CD_DAK#	1	output	DMA acknowlege to the CD-ROM controller. This can also be used for the external serial port (see PIN SUMMARY in the general description).
CD_DRQ	1	input	DMA request from CD-ROM controller. This can also be used for the external serial port (see PIN SUMMARY in the general description).
CD_IRQ	1	input	Interrupt request from CD-ROM controller. This can also be used for the external serial port (see PIN SUMMARY in the general description).

App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris

Att'y: Mark Zagorin (512)338-6300

# REPLACEMENT SHEET


Name	Qty	Туре	Description				
DAK[7,6,5, 3,1,0]#	6	input	The selectable DMA acknowledge lines from the ISA bus. DAK 0, 1, and 3 are used for 8-bit DMA transfers and DAK 5, 6, and 7 are used for 16-bit DMA.				
DRQ[7,6,5, 3,1,0]#	6	oc output	The selectable DMA request lines to the ISA bus. DRQ 0, 1, and 3 are used for 8-bit DMA transfers and DRQ 5, 6, and 7 are used for 16-bit DMA.				
IOCHRDY	1	oc output	I/O channel ready to the ISA bus, used to generate wait states.				
IOCS16#	1	oc output	16-bit capability indication to the ISA bus.				
IOR#	1	input	I/O read command from the ISA bus.				
IOW#	1	input	I/O write command from the ISA bus.				
IRQ[15,12,11, 7,5,3,2]	7	oc output	The selectable interrupt requests to the ISA bus.				
IOCHK#	1	oc output	I/O channel check on the ISA bus; used to generate an NMI.				
PNPCS	1	bi-dir	Active high output used as chip select for the Plug and Play serial EPROM. This is an input during reset; its state is latched by the trailing edge of RESET to determine if the IC is in PNP-compliant mode (low) or PNP- system mode (high).				

# REPLACEMENT SHEET

# 47/158

N/	Ob.	Tupo	Description			
Name	Qty	Туре				
RESET	1	input	Reset from the ISA bus.			
SA[11:0]	12	input	The 12 lower bits of the ISA address bus.			
SBHE#	1	input	Byte high enable from the ISA address bus. When interfacing to an 8-bit ISA bus, this pin must be disconnected.			
SD[15:0]	16	bi-dir	ISA data bus.			
SUSPEND#	1	input	Low-power suspend mode. When active, all chip activity becomes frozen, the oscillators are turned off, C32KHZ is used to refresh DRAM, and most of the ISA-bus inputs and outputs are isolated from the IC. This pin can also be used as an output for the LMC's FRSYNC# (see PIN SUMMARY in the general description part of this document).			
TC	1	input	Terminal Count indicates the end of a DMA group from the ISA bus.			
XTAL1I	1	input	Crystal 1 input. Input from the 24.576 MHz. crystal.			
XTAL10	1	output	Crystal 1 ouput. Output to the 24.576 MHz. crystal.			
XTAL2I	1	input	Crystal 2 input. Input from the 16.9344 MHz. crystal.			
XTAL20	1	output	Crystal 2 output. Output to the 16.9344 MHz. crystal.			

FIG. 28C



# 49/158






FIG. 30

REPLACEMENT SHEET









FIG. 33

51/158






FIG. 34B





FIG. 34C

# REPLACEMENT SHEET



Register Data Bus FIFO Access -328 (LMRFAI, LMPFAI) <u>A[23:18]</u> 324 Base Addr A[17:8] 10W 16 BIT **OR** A[17:8] Data REG A[7:0]318-16:1 MUX Offset Cntr Reset A[18:3] 19 BIT Clear COUNTER 320-322-*IOW* Size[3:0] 4 BIT Data REG 321 FIFO Size SEL - 12 (LMFSI) FIG. 36

#### REPLACEMENT SHEET





FIG. 37


# REPLACEMENT SHEET


DMA Chan	Sample Size	Description
8-bit	8-bit	Each DMA request-acknowledge cycle transfers one byte that is placed in the current track number; the track number increments with each byte transferred.
8-bit	16-bit	Each DMA request-acknowledge cycle transfers two bytes that are placed at the current track number; the track number increments with each 16-bit value transferred.
16-bit	8-bit	Each DMA request-acknowledge cycle transfers two bytes; the lower byte is placed in the current track number, the track number is incremented and the upper byte is placed in that track; the track number is then incremented again.
16-bit	16-bit	Each DMA request-acknowledge cycle transfers one 16-bit value that is placed in the current track number; the track number increments with each 16-bit value transferred.

*55/158* 



*56/158* 











FIG. 46


REPLACEMENT SHEET








REPLACEMENT SHEET





0 to +22.5dB (4-bit) gain table								
Value	Value dB Value dB Value dB							
	00.0		+06.0	08h	+12.0	0Ch	+18.0	
01h	+01.5	05h	+07.5	09h	+13.5	0Dh	+19.5	
02h	+03.0	06h	+09.0	0Ah	+15.0	0Eh	+21.0	
03h	+04.5	07h	+10.5	0Bh	+16.5	0Fh	+22.5	

	0 to -45.0dB (4-bit) attenuation table								
Value	Value dB Value dB Value dB								
	00.0	04h	-12.0	08h	-24.0		-36.0		
01h	-03.0	05h	-15.0		-27.0		-39.0		
02h	-06.0	06h	-18.0	0Ah	-30.0	0Eh	-42.0		
03h	-09.0	07h	-21.0	0Bh	-33.0	<u> 0Fh</u>	-45.0		

	12 to -34.5dB (5-bit) gain attenuation table									
Value		Value		Value		Value				
	+12.0	08h	.00.0	10h	-12.0		-24.0			
01h	+10.5	09h	-01.5	11h	-13.5		-25.5			
02h	+09.0	OAh	-03.0	12h	-15.0		-27.0			
03h	+07.5	0Bh	-04.5	13h	-16.5		-28.5			
	+06.0	0Ch	-06.0	14h	-18.0		-30.0			
05h	+04.5	0Dh	-07.5	15h	-19.5		-31.5			
06h		0Eh	-09.0	16h	-21.0		-33.0			
07h	+01.5	0Fh	-10.5	17h	-22.5	1 <i>Fh</i>	-34.5			

FIG. 45B-1

0 to	0 to -46.5dB (5-bit) attenuation table for CLOAI and CROAI									
Value	dB	Value	dB	Value	dB	Value	dB			
	00.0	08h	-12.0	10h	-24.0	18h	-36.0			
01h	-01.5	09h	-13.5	11h	-25.5	19h	-37.5			
- 02h	-03.0	0Ah	-15.0	12h	-27.0	1Ah	-39.0			
03h	-04.5	0Bh	-16.5	13h	-28.5	1Bh	-40.5			
04h	-06.0	0Ch	-18.0	14h	-30.0	1Ch	-42.0			
05h	-07.5	0Dh	-19.5	15h	-31.5	1Dh	-43.5			
06h	-09.0	0Eh	-21.0	16h	-33.0	1Eh	-45.0			
07h	-10.5	0Fh	-22.5	17h	-34.5	1Fh	-46.5_			

	0 to -94.5dB (6-bit) attenuation table								
Value	dB	Value	dB	Value	dB	Value	dB		
00h	00.0	10h	-24.0	20h	-48.0	30h	-72.0		
01h	-01.5	11h	-25.5	21h	-49.5	31h	-73.5		
02h	-03.0	12h	-27.0	22h	-51.0	32h	-75.0		
03h	-04.5	13h	-28.5	23h	-52.5	33h	-76.5		
04h	-06.0	14h	-30.0	24h	-54.0	34h	-78.0		
05h	-07.5	15h	-31.5	25h	-55.5	35h	-79.5		
06h	-09.0	16h	-33.0	26h	-57.0	36h	-81.0		
07h	-10.5	17h	-34.5	27h	-58.5	37h	-82.5		
08h	-12.0	18h	-36.0	28h	-60.0	38h	-84.0		
09h	-13.5	19h	-37.5	29h	-61.5	<u>39h</u>	-85.5		
0Ah	-15.0	1Ah	-39.0	2Ah	-63.0	3 <i>Ah</i>	-87.0		
0Bh	-16.5	1Bh	-40.5	2Bh	-64.5	<u>3Bh</u>	-88.5		
0Ch	-18.0	1Ch	-42.0	2Ch	-66.0	3Ch	-90.0		
0Dh	-19.5	1Dh	-43.5	2Dh	-67.5	3Dh	-91.5		
0Eh	-21.0	1Eh	-45.0	2Eh	-69.0	3Eh	-93.0		
0Fh	-22.5	1Fh	-46.5	2Fh	-70.5	3Fh	-94.5		

REPLACEMENT SHEET






FIG. 47




**REPLACEMENT** SHEET




App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris

Att'y: Mark Zagorin (512)338-6300





Att'y: Mark Zagorin (512)338-6300 **68/158** 



REPLACEMENT SHEET




FIG. 51






FIG. 52




Point = 8833 OF 16585 Freq. = 20031.2 dB = -135.33 VMYNAMY Phase = -0.832402 5e+03 1e+04 1.5e+04 2e+04 2.5e+04 3e+04 3.5e+04 4e+04 **A2** 

FIG. 53B



Point = 8833 OF 16585Freq. = 20031.2 dB = -156.224 Phase = 2.894995e+03 1e+04 1.5e+04 2e+04 2.5e+04 3e+04 3.5e+04 4e+04 MOOZ **A4** 

FIG. 53D








FIG. 53F



Inv.: David Norris Att'y: Mark Zagorin (512)338-6300


74/158



8-3 is

App. No. 09/352,659
Dkt. No. 028-0128-3
Inv.: David Norris
Att'y: Mark Zagorin (512)338-6300

*75/158* 



REPLACEMENT SHEET




FIG. 57

Att'y: Mark Zagorin (512)338-6300

77/158

REPLACEMENT SHEET

#### Response of sinc ^ 5 Interpolator




FIG. 58

Att'y: Mark Zagorin (512)338-6300 **78/158** 

REPLACEMENT SHEET

## IN BAND ROLLOFF (dB)




FIG. 59

REPLACEMENT SHEET




FIG. 60








FIG. 61


App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris Att'y: Mark Zagorin (512)338-6300















App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris Att'y: Mark Zagorin (512)338-6300



REPLACEMENT SHEET





FIG. 67

App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris Att'y: Mark Zagorin (512)338-6300



REPLACEMENT SHEET






FIG. 69

Att'y: Mark Zagorin (512)338-6300

90/158




App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris Att'y: Mark Zagorin (512)338-6300




Att'y: Mark Zagorin (512)338-6300





93/158



Att'y: Mark Zagorin (512)338-6300

REPLACEMENT SHEET






FIG. 74

Att'y: Mark Zagorin (512)338-6300

REPLACEMENT SHEET




REPLACEMENT SHEET




Att'y: Mark Zagorin (512)338-6300


REPLACEMENT SHEET




*98/158* 




Att'y: Mark Zagorin (512)338-6300





Att'y: Mark Zagorin (512)338-6300

101/158



REPLACEMENT 3-6300 SHEET

App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris Att'y: Mark Zagorin (512)338-6300

ill y. Wark Zagoriii (512)3

102/158




FIG. 82

Att'y: Mark Zagorin (512)338-6300

103/158





FIG. 83

Att'y: Mark Zagorin (512)338-6300

REPLACEMENT SHEET






FIG. 84

Att'y: Mark Zagorin (512)338-6300

REPLACEMENT SHEET






FIG. 85

REPLACEMENT SHEET






FIG. 86

REPLACEMENT SHEET






FIG. 87

Att'y: Mark Zagorin (512)338-6300

#### REPLACEMENT SHEET








FIG. 88



REPLACEMENT 3-6300 SHEET








FIG. 91




REPLACEMENT SHEET


App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris Att'y: Mark Zagorin (512)338-6300



REPLACEMENT SHEET

113/158







App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris

Att'y: Mark Zagorin (512)338-6300

# REPLACEMENT SHEET





Normalized Frequency FIG. 97





FIG. 98

REPLACEMENT SHEET





App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris

Att'y: Mark Zagorin (512)338-6300

REPLACEMENT SHEET

117/158





REPLACEMENT SHEET





FIG. 102

REPLACEMENT SHEET






FIG. 104A




FIG. 104B

## Forward looping




FIG. 104C

## Reverse looping




FIG. 104D


App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris

Inv.: David Norris
Att'y: Mark Zagorin (512)338-6300


#### REPLACEMENT SHEET

## 122/158

## Bi-directional looping



## PCM playback



- \* indicates self-modifying
- \*\* indicates program modification




FIG. 105A




FIG. 105B

## Forward looping




FIG. 105C

## Reverse looping




FIG. 105D


App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris

Att'y: Mark Zagorin (512)338-6300

#### REPLACEMENT SHEET

## 125/158

## Bi-directional looping



\* indicates self-modifying







FIG. 106A






128/158



App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris

REPLACEMENT SHEET



For normal modes	comments	<ul> <li>load register array with next value from LFO generator if LFO and voice match</li> </ul>		<ul> <li>invert result based on DIR</li> <li>load ADD into register to drive</li> </ul>	<ul><li>LIVIC</li><li>load ADDfr into register to drive Signal Path</li></ul>	<ul> <li>choose [+END, -START] based on LPE, BLEN, DIR</li> </ul>	<ul> <li>latch sign of operation</li> <li>sign=1 indicates NADD&gt;END or NADD &lt; START</li> </ul>		
	equation		FC(LF0) = FC+FLF0	NADD= ADD±FC(LFO)		[-NADD+END, NADD-START]			
	Reg. array bus	FLFO	FC	ADD		[+END, -START]			
	do		+ 18s	+ 34s		+ 34s			
	Result bus		sign extended FLF0	[+,-] result		[+,-] (result => temp2)		result	result
	Clock #	1	5	က		4		5	9

FIG 1084-1

	TARTJ NR to	sed on 32 bit				
ents	choose [+,-] and [END, STA  based on LPE, BLEN and DIR load ADD+1 into register to drive LMC	choose [result, temp2] ba latched sign values above upper bits truncate to get unsigned result				
comments	[+,-] and 1 LPE, BL D+1 intc IC	fresult, t sign valu its trunca d result				
	<ul> <li>choose [+,-] and [END, START]</li> <li>based on LPE, BLEN and DIR</li> <li>load ADD+1 into register to drive LMC</li> </ul>	<ul> <li>choose [result, temp2] based on latched sign values above</li> <li>upper bits truncate to get 32 bit unsigned result</li> </ul>				
equation	[START, END] • choose [+,-] and [END, STA ±[±NADD based on LPE, BLEN and DIR ±[START, END] • load ADD + 1 into register to drive LMC					
Sno	END]	smp2]				
Reg. arrav bus	(STAŘT, END)	[result, temp2]				
do	+ 34s	·				_
Result	[+,-] result	result				
Œ	+				,	
Clock #	2	∞	6	10	11	12

FIG 108A-2

PE=1	comments	<ul> <li>load register array with next value from LFO generator if LFO and voice match</li> </ul>		<ul> <li>load ADD into register to drive I MC</li> </ul>	load ADDfr into register to drive     Signal Path		<ul> <li>latch sign of operation</li> <li>sign=0 indicates ADD&gt;END</li> </ul>	<ul> <li>latch sign of operation</li> <li>sign=0 indicates NADD&gt;END+1</li> </ul>
H=1, $ENPCM=1$ ,	equation		FC(LFO) = FC + FLFO	NADD= ADD+FC(1FO)		NADD-END	ADD-END	NADD-END-1
For Boundary mirror mode (ENH=1, ENPCM=1,LPE=1)	Reg. array bus	FLF0	FC	ADD		-END	-temp1	1-
Boundar	do		+ 1⁄8S	+ 24°	2	+ 34s	+ 34s	+ 34s
For	Result		sign extended FLF0	(result=> temp1)		(result=> temp2)	(result=> temp3)	<i>tетр3</i>
	Clock #	1	2	က		4	5	9

FIG. 108B-1


1, <i>LPE=1</i> )	comments	START = > temp4   START + (NADD- • load ADD+1 into register if sign=1 in operation 5 or START if sign=1 in operation 4 in a sign=1 in operation 5 or START	II SIGNT=0, TEGISTEL WILL UTIVE LINIC • load START into temp4 for operation 12	• choose [result, temp2] based on latched sign value of operation 6	<ul> <li>above</li> <li>upper bits truncate to get 32 bit unsigned result</li> </ul>	<ul> <li>load EADD into Effects buffer based on SMSI[0]</li> </ul>
VH=1, $ENPCM=1$	equation	START + (NADD- END-1)				
For Boundary mirror mode (ENH=1, ENPCM=1, LPE=1)	Reg. arrav bus	START=> temp4		[result, temp2]	•	EADD
. Bounda	do	+ 34s		·		+ 33s
For	Result	result		result		0
	Clock #	7		80		6

FIG. 108B-2

# 134/158

			·		
For Boundary mirror mode $(ENH=1, ENPCM=1, LPE=1)$	comments	<ul> <li>latch sign of operation</li> <li>sign=0 indicates if EADD ≥ END</li> <li>load EADD into temp2 for operation 11</li> </ul>		<ul> <li>choose [START, result] based on latched sign above</li> </ul>	<ul> <li>upper bits truncate to get 32 bit unsigned result</li> </ul>
H=1, $ENPCM=1$	equation	EADD-END	NEADD +EADD+1		
ary mirror mode (ENH	Reg. arrav bus	-END	temp2=EADD	[temp4=START, result]	
Bounda	do	338	+ 34s		
For B	Result	result=EADD, EADD=> temp2	1		
	Clock #	10	11	12	i.


FIG. 108B-3



App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris


Att'y: Mark Zagorin (512)338-6300

REPLACEMENT SHEET



REPLACEMENT SHEET





## 138/158

								· · · · ·	
comments	<ul> <li>start decoding PAN based on OFFEN</li> </ul>	<ul> <li>load register array with next value from LFO generator if LFO voices match</li> </ul>	VOL(L) + VLFO • add volume LFO variation to VOL	VOL(L) + VLFO- • ROFF output from ROM or ROFF register array based on OFFEN	<ul> <li>result can not be grater than 32767 or negative</li> </ul>	VOL(L) + VLFO- • LOFF output from ROM or LOFF	<ul> <li>result can not be greater than 32767 or negative</li> </ul>	<ul> <li>offset by EVOL or just output EVOL based on SMSI[AEP]</li> </ul>	<ul> <li>result can not be greater than 32767 or negative</li> </ul>
equation		,	VOL(L)+VLF0	VOL(L) + VLFO- ROFF		1407 1007 (T) + 1000-		FNOT (T) + NTEO-	EVOL
Reg.	ROFF(PAN)	VLF0	70/	-ROFF		-T0FF		[+,-] EVOL	
do			+ 17S	+ 15u		+ 15u		+ 15u	
Result	SOO		sign extended VLFO	result=> temp1		temp1		temp1 0	
Clock #	1	2	m	4		5		9	

FIG. 110A

# 139/158

comments		<ul> <li>enable update of VOL based on</li> </ul>	FR8 or FR64	<ul> <li>shift VOLINC bit field based on rate hits</li> </ul>	<ul> <li>invert result bus input based on</li> </ul>	DIR	±(VOL±VOLINC)   • choose [+END,-START] based	on LPE, BLEN,DIR	<ul> <li>latch sign of operation</li> </ul>	<ul> <li>choose [+,-] and [END, START]</li> </ul>	based on LPE, BLEN and DIR		<ul> <li>choose [result, temp1] on the</li> </ul>	result bus based on latch sign	value above	<ul> <li>upper bits truncate to get 15 bit</li> </ul>	unsigned result	
equation		NOT# VOLINC	-				$\mp (NOT \mp NOTINC)$	±[START,END]		[START,END]	(2NI7OV VOVINC)	±(START,END])						
Reg. array bus	NOTINC	70/					[+END, -START]			[END, START]		•	$NEXT\ VOL =$	result bus				
do		+	175				+	175		+	175							
Result		[+,-] shifted	NOTINC				(+,-) (result=>	temp1)		[+,-] result			[result, temp1]					
Clock #	7	.   ∞					6	•		10			11					12

FIG. 110B




FIG. 111

REPLACEMENT SHEET





FIG. 112

REPLACEMENT SHEET


## 142/158




1032

FIG. 113

REPLACEMENT SHEET



REPLACEMENT SHEET



REPLACEMENT SHEET




FIG. 115




FIG. 116A

REPLACEMENT SHEET




FIG. 116B

REPLACEMENT SHEET

App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris Att'y: Mark Zagorin (512)338-6300

148/158

					(B)				
+ 00	+ 17s				+ 16s	*	+ 16s		
A bus		ADD/SUB result		•	MULT result	ADD/SUB result	[S1 new=> S reg, S1]		
MULT		ADDFR				<i>RV0L</i>	70/7	<b>-</b>	FIG. 117A
× &		* 17S				* 16s	* 16s		
MULT		ADD/SUB result			MULT	ADD/SUB result=> temp1	temp1		-
Clock #	1	2	n	4	5	9	2		•

149/158

MULT ADD/SUB equation	S2-S1	(S2-S1) •(ADDfr/1024)	•	S=S1+ ((S2-S1) •(ADDfr/1024))	S•2(RV0L/256)-16	S•2(LV0L/256)-16 S1 new => S1 reg	FIG. 117B
B bus	-51			S1.		0	
		1	 (A)	1	L		

		·	(D)		
	+	+ 16s	+ 16s	+ 16s	+ 16s
	$[2 \bullet (\overline{S(z)}), nop]$	[[+,-] ADD/SUB result => S1 reg, nop]	[S2 new => S reg, S2]	$[2 \bullet (\overline{S(z)}), nop]$	[[+,-] ADD/SUB result => ADD LAT reg, nop]
<b>A</b> -	EVOL				
	* 16s			,	
	temp1	MULT result=> ROUT	MULT result=> LOUT	MULT result=> EOUT	·
	∞	6	10	11	12

## *151/158*


	ADD/SUB equation	$(33+2(\overline{S(z)})) \cdot 2^{\overline{S(y)}}$	$4 \cdot (\pm 33 \pm ((33 + 2(\overline{S(z)})) \cdot 2^{\overline{S(V)}}))$	S2 new => ADD LAT reg	$(33+2(\overline{S(z)})) \cdot 2^{\overline{S(y)}}$	$4 \cdot \left(\pm 33 \mp \left((33 + 2(\overline{S(Z)})) \cdot 2^{\overline{S(V)}}\right)\right)$
<b>(a)</b>	MULT equation	[33, nop] S•2(EVOL/256)-16				
	B bus	[33, nop]	[[+,-] 33, nop]	0	[33, nop]	[[+,-] 33, nop]
				<u>(3)</u>		

FIG. 117D

App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris

Att'y: Mark Zagorin (512)338-6300

REPLACEMENT SHEET



# *153/158*

:				a Citation	oommoote
.10CK # _		do		eduation	COMMITTERIES
1	R.ACC	+	ROUT	R.ACC. = R.ACC. + ROUT	
2	L.ACC	+	<i>L</i> 007	L.ACC. = L.ACC. + LOUT	
က	E.ACC.0	+	[FOUT,0]	E.ACC.0 = E.ACC.0 + [EOUT,0]	$E.ACC.0 = E.ACC.0 + [EOUT,0] \cdot EOUT $ or 0 is added based on $SEASI[0]$
4	E.ACC.1	+	[EOUT,0]	E.ACC.1 = E.ACC.1 + [EOUT,0]	E.ACC.1 = E.ACC.1+[E0UT,0] • E0UT or 0 is added based on SEASI[1]
5	E.ACC.2	+	[EOUT,0]	E.ACC.2 = E.ACC.2 + [EOUT,0]	$E.ACC.2 = E.ACC.2 + [EOUT, 0]   \bullet EOUT $ or 0 is added based on $SEASI[2]$
9	E.ACC.3	+	[EOUT,0]	E.ACC.3 = E.ACC.3 + [EOUT,0]	$E.ACC.3 = E.ACC.3 + [EOUT, 0] \bullet EOUT $ or 0 is added based on $SEASI[3]$
7	E.ACC.4	+	[EOUT,0]	E.ACC.4 = E.ACC.4 + [EOUT,0]	E.ACC.4 = E.ACC.4+[EOUT,0] • EOUT or 0 is added based on SEASI[4]
8	E.ACC.5	+	[EOUT,0]	E.ACC.5 = E.ACC.5 + [EOUT,0]	E.ACC.5 = E.ACC.5+[EOUT,0] • EOUT or 0 is added based on SEASI[5]
9	E.ACC.6	+	[FOUT,0]	E.ACC.6 = E.ACC.6 + [EOUT,0]	E.ACC.6 = E.ACC.6+[EOUT,0] • EOUT or 0 is added based on SEASI[6]
10	E.ACC.7	+	[EOUT,0]	E.ACC.7 = E.ACC.7 + [EOUT,0]	E.ACC.7 = E.ACC.7+[EOUT,0] • 'EOUT or 0 is added based on SEASI[7]
11					• if voice is an effects voice output
		-,			appropriate effects accumulator based
					on lower 3 bits of voice number
					• on 32nd voice output
					R and L accummulators
12					

FIG. 119

App. No. 09/352,659 Dkt. No. 028-0128-3 Inv.: David Norris

Att'y: Mark Zagorin (512)338-6300

#### REPLACEMENT SHEET

SSG	SRG	SAG	SVG
LFSYNC			
0.12. FSYNC			
1. AV(in)			
	0,12		
3	1. RD0		
4	2. RD0		
	3	0.12	0.12
5 6	4	1. NFLFO(in)	1
7	5. WR31*	2	2. NVLFO(in)
8	6. WR31*	3. ADD(out) ADDfr(out)0	3
9	7	4	4
10	8	5	5. RVOL(out)0
11	9	6	6. LVOL(out)0
0,12. VN(out)	10	7. START(out)	7. EVOL(out)0
1. AV(in)	11	8	8
2	0.12	9. EADD(out)0	9
3	1. RD1	10	10
4	2. RD1	11	11
5	3	0.12	0.12
2 3 4 5 6	4	1. NFLFO(in)	1 .
7	5 WRO	2	2. NVLFO(in)
8	6 WRO	3. ADD(out) ADDfr(out)1	3
9	7	4	4
10	8	5	5. RVOL(out)1
11	9	6	6. LVOL(out)1
0.12. VN(out)	10	7. START(out)	7. EVOL(out)1

REPLACEMENT SHEET

1. AV(in)	11	8	8
	0.10	9. EADD(out)1	9
3	0.12		10
	1. RD2	10	<del></del>
4	2. RD2	11	0.12
5 6	3	0.12	
6	4	1. NFLFO(in)	1
7	5. WR1	2	2. NVLFO(in)
8	6. WR1	3. ADD(out) ADDfr(out)2	3
9	7	4	4
10	8	5	5. RVOL(out)2
11	9	6	6. LVOL(out)2
0.12. VN(out)	10	7. START(out)	7. EVOL(out)2
1. AV(in)	11	8	8
2	0.12	9. EADD(out)2	9
3	1. RD3	10	10
	2. RD3	11	11
5	3	0.12	0.12
4 5 6	4	1. NFLFO(in)	1
7	5. WR2	2	2. NVLFO(in)
8	6. WR2	3. ADD(out) ADDfr(out)3	3
9	7	4	4
10	8	5	5. RVOL(out)3
11	9	6	6. LVOL(out)3
0.12. VN(out)	10	7. START(out)	7. EVOL(out)3
1. AV(in)	11	8	8

#### Dkt. No. 028-0128-3 Inv.: David Norris Att'y: Mark Zagorin (512)338-6300

App. No. 09/352,659

CCD	SAC	LMC
SSP	0A0	syn1
		2
		3
		4
		o,e1
		2
		3
		4
		syn1
	<u> </u>	2
		3. ADD(in)
		4
0.12		syn1
1		2
2. ADDfr(in)31*		3. [ADD+1(in).
[2. ADDII (III)31		START(in)]
2		4
4		o,e1
5		2. S1(out)
6. RVOL(in)31*		3
7 IVOL (in)31*	В	4
7. LVOL(in)31* S1(in)	Ĭ	
8. EVOL(out)31*	1	syn1
9. ROUT(out)31*	0.12	2. S2(out)
10.11001(04,001		
10. LOUT(out)31*	1. ROUT(in)31	3. ADD (in)
S2(in)	Ì	
11. EOUT(out)31*	2. LOUT(in)31	4
0,12	3. EOUT(in)31	syn1
1	4	2

FIG. 120C

	10	3. [ADD+1(in),
2. ADDfr(in)0	5	START(in)]
		· · · · · · · · · · · · · · · · · · ·
3	6	4
4	7	0,e1
5	8	2. S1(out)
6. RVOL(in)0	9	3
7. LVOL(in)0	10 A	4
S1(in)		
8. EVOL(in)0	11. R&Lacc(out) / EACC(out)31	syn1
O DOUT(out)O	0.12	2. S2(out)
9. ROUT(out)0	0.12	2. 02(out)
10. LOUT(out)0	1. ROUT(in)0	3. ADD(in)
S2(in)		
11. EOUT(out)0	2. LOUT(in)0	4
0.12	3. EOUT(in)0	syn1
1	4	2
2. ADDfr(in)1	5	3. [ADD+1(in),
2		START(in)]
3	6	4
4	7	o,e1
5	8	2. S1(out)
6. RVOL(in)1	9	3
7. LVOL(in)1	10	4
S1(in)		
8. EVOL(in)1	11. EACC(out)0	syn1
9. ROUT(out)1	0.12	2. S2(out)
9.11001(001)1		,
10. LOUT(out)1	1. ROUT(in)1	3. ADD(in)
S2(in)		, ,
11. EOUT(out)1	2. LOUT(in)1	4
0,12	3. EOUT(in)1	syn1
1	4	2
2. ADDfr(in)2	5	3. [ADD+1(in),
		START(in)]
	_l	

REPLACEMENT SHEET

